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Abstract
Ranging signals are transmitted from the ground to deep space spacecraft, then returned to
the ground in order to determine the spacecraft's distance from the earth. Currently, the
transponders used on these spacecraft have no capability to regenerate the ranging signals.
A scheme for implementing this regeneration, which leads to a dramatic reduction in the
ranging signal's noise power (up to 40 dB) is proposed. The regeneration system was
designed, and implemented with Actel field programmable gate arrays (FPGAs). After
several iterations, the design was simulated successfully.
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For many deep space missions, the location of a spacecraft must be known precisely, so
that its trajectory can be determined and/or corrected. This location can be determined
from a combination of ranging data and doppler data. The doppler data allows operators to
determine in which direction the spacecraft is located, as well as in which direction it is
moving. The ranging data allows a determination of the distance between the spacecraft
and the earth to be made.
The ranging data is collected by sending ranging signals to the spacecraft, phase mod-
ulated onto a carrier signal. The signals are returned to the earth through the spacecraft
transponder, and the ground station is able to determine the time delay caused by the dis-
tance the signal travels. This time delay, called the round trip light time (RTLT), can be
used to calculate the spacecraft's distance from the earth. Using the current system for
ranging, this distance can be measured to within approximately 10 meters.
1.2 Satellite Communication
There are three types of signals sent between the spacecraft and the ground station. Com-
mand signals are sent from the ground to the spacecraft, and are the means by which oper-
ators on the ground control the spacecraft. These signals include instructions, such as
"turn on thruster number three for 0.14 seconds", "power up the imaging system in camera
number four", or "start sending recorded data now".
Telemetry signals are sent from the spacecraft to the ground, and are the means by
which scientific data, and spacecraft status data is returned to the operators. These signals
include data, such as "thruster six fired successfully", "imaging system is on", or scientific
data from an onboard instrument.
Ranging signals are sent both from the ground to the spacecraft, and from the space-
craft to the ground. As explained above, these signals are used to determine the exact loca-
tion of the spacecraft. These ranging signals are the focus of the remainder of this paper.
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1.3 Why regenerate?
The ranging system that is currently being used is a turn-around system. In other words,
the ranging signals are simply amplified on the spacecraft before being retransmitted to
the ground. An alternative to this system is to regenerate the ranging signals onboard the
spacecraft. In this fashion, a unit on the spacecraft would recreate the ranging signals, and
those recreated signals would be transmitted to the ground. In order for the accuracy of the
system to be maintained, these signals must be generated either in-phase with the received
ranging signals, or differing from them by only a constant phase shift.
By regenerating the ranging signals onboard the spacecraft, it is possible to dramati-
cally improve the signal-to-noise ratio (SNR) of the retransmitted signal. This improve-
ment, in turn, allows the original ranging signals to be transmitted with less power, even
though the confidence in their measurement accuracy remains the same. By using less
power for ranging, there is more power available for command and telemetry, which
allows these signals to use higher data rates, reducing the amount of antenna time required
for a given transmission. Since antenna time is a scarce resource, this reduction will bene-
fit most deep space missions.
1.4 My Thesis Project
I have designed a regenerative ranging system, based on pseudonoise (PN) ranging (the
different types of ranging are described in Section 2.1). It provides a significant improve-
ment in the ranging SNR, at the expense of some added complexity onboard the space-
craft. The SNR improvement is realized mainly through reducing the noise bandwidth of
the ranging signals. In the turn-around ranging system, the ranging signals are amplified
via a band-pass amplifier with a bandwidth of approximately 1.5 MHz. These signals,
then, have a noise bandwidth of 1.5 MHz. In the regenerative system, the noise bandwidth
is reduced to the loop bandwidth of a phase-locked loop at the input of the system. This
loop bandwidth is approximately 100 - 200 Hz. This difference causes a theoretical reduc-
tion by a factor of approximately 104, or 40 dB, in the noise power. The actual improve-
ment in ranging SNR approaches this number.
16
In the next several chapters, some of the theory behind the ranging systems, a detailed







Currently, there are two main systems that perform ranging: sequential ranging, and
pseudonoise (PN) ranging. The transponder used for deep space missions, and the ground
stations that are part of the Deep Space Network (DSN), currently use sequential ranging.
2.1.1 Sequential Ranging
In the sequential ranging system [1], [5], [8], the ranging signal consists of a sequence
of square waves with successively doubling periods, each called a component. The
amount of time for which each component is transmitted is determined from mission
requirements, and can vary over the lifetime of a mission. The main factor affecting these
transmission durations is the integration time required in the ground station. The integra-
tion time, in turn, is affected by the signal-to-noise ratio of the signal received on the
ground. The lower the signal-to-noise ratio falls, the longer the integration time must
become. Currently, the options for increasing the signal-to-noise ratio for this ranging sys-
tem are difficult to implement and/or otherwise undesirable.
The accuracy of the system is determined by the highest frequency component sent to
the spacecraft. Since the phase of the returned signal is measured to about 1 part in 100,
the accuracy of the system is approximately 1/100 of the wavelength of the highest fre-
quency component [7].
The system also introduces an ambiguity with a period equal to that of the lowest fre-
quency component. This ambiguity is created since the only measurements that are taken
are the phases of each component. Since these phases will all be the same when the space-
craft is at distance of , as they will be when the spacecraft is at distance of C plus any
integer multiple of the wavelength of the lowest frequency component, there is ambiguity
in the measurement. To eliminate this ambiguity, it is necessary to know, a priori, where
the spacecraft is located, to within one wavelength of the lowest frequency component.
This estimate can be made by either forcing the above wavelength to be larger than the
distance the spacecraft will travel from the earth, or through using principles of celestial
19
mechanics, trajectory estimation, or some other method, to determine the spacecraft's
location to within the necessary accuracy (one wavelength of the lowest frequency com-
ponent).
2.1.2 PN Ranging
In the PN ranging system [10], [11], [12], which is currently being considered as a
replacement for the sequential ranging system, the ranging signal consists of a pseudoran-
dom stream of bits. This bit stream is chosen such that it will have a sharp peak in its auto-
correlation function. In addition, to increase the speed at which the PN code can be
acquired, the bit stream is composed of several shorter sequences (or components) that are
combined using boolean logic. These components are chosen to minimize their respective
cross-correlations. In this fashion, the phase of each component can be accurately deter-
mined by correlating the component with the entire combined sequence.
To allow for minimized cross-correlations, the component lengths must all be rela-
tively prime. In addition, to facilitate easy acquisition, one component typically has length
two, and is called the clock component. The remaining component sequences are chosen
such that on average they maintain high and low logic levels for approximately equal
amounts of time. The actual components chosen by the ranging group at JPL are shown in
Table 2.1. Graphs of their auto- and cross-correlation functions are shown in
Table 2.1: Component codes for JPL PN ranging system.
Figures A.1 - A.21, in Appendix A.
These components are combined into a single PN sequence through a simple boolean
function, shown in Equation (2.1).
20







PN - F(Cj) = C2 (C7 + C11 + C5 + C1 9+ C23) + (C7 C C15 * C9 C23) (2.1)
Where Cn represents the PN component of length n, represents logical AND, and
+ represents logical OR.
This combination results in a 6.25% reduction in the power of the clock signal. This
power is spread into sidebands around the frequency of the clock component, producing
the spectrum shown in Figure 2.1. The spectrum of the pure clock component is shown in








Figure 2.1: Spectrum of combined PN sequence.
Figure 2.2, for reference. In the time domain, the combined PN sequence appears very
similar to the clock component, except that the combined sequence is missing a few
pulses. In other words, the combined sequence will alternate between 1 and 0, except that
there will be a few instances of three l's in a row, or three 0's in a row. Both the clock
component and the combined sequence are shown in the time domain, in Figure 2.3.
The accuracy of the PN system is comparable to that of the sequential system, since
both systems depend on the highest frequency present (the clock component, in the case of
the PN system) for taking their most accurate measurement. Both systems allow the use of
up to 2 MHz clock components. The sequential system, however, currently uses only a
21
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1 MHz clock component. Similar to the case of the sequential system, it is also possible
for there to be ambiguity in the range measurement. In the PN system, however, this ambi-
guity results from the finite length of the PN sequence. The ambiguity in the measurement






The regenerative ranging system was designed as two separate units. One unit generates a
PN ranging code, for testing purposes; the other performs the actual regeneration.
Both units were initially designed in Comdisco SPW (a signal processing CAD sys-
tem), in order to develop functional algorithms. The units were developed concurrently, as
there is a great deal of overlap in the Comdisco blocks used. Once the algorithm develop-
ment was completed, the units were implemented in hardware using Mentor Graphics
Design Architect, a schematic capture tool. After thorough simulation, the designs were
laid out into Actel field programmable gate arrays (FPGAs) using the Actel Designer
Advantage software. The FPGAs were then programmed, and wired onto a prototype cir-
cuit board for testing.
3.2 Comdisco Designs
The following sections (3.2.1 and 3.2.2) will explain only the general design of the gener-
ation and regeneration units. For a detailed description of the inputs, outputs, and function
of each non-primitive Comdisco block used, as well as a copy of their lower-level block
diagrams, see Appendix B. For a similar description of the systems used to test several of
the Comdisco blocks, see Appendix C.
3.2.1 Generation Unit
The generation unit (shown in Appendix B as the pn_source2 block, on Pages 120-
121) is comprised of two main sections: The component generators, and the component
combiner. The component generators are shift registers of length equal to the length of the
component that they generate. They have load inputs that enable the bit sequences of a
component to be initialized, and have both parallel and serial outputs. This design allows
the blocks to be reused in the regeneration unit.
The component combiner implements a simple boolean function (Equation (2.1), in
Section 2.1.2) that combines the 5 components and the clock into a single PN sequence.
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In addition, the generation unit was designed to allow white Gaussian noise, of speci-
fied variance, to be added to the sequence before it is output. This additive noise provides
for a more accurate model of what the regeneration unit will actually receive under normal
operation.
3.2.2 Regeneration Unit
The regeneration unit (shown in Appendix B as the regenranging block, on
Pages 122-123) consists of a clock recovery system, five independent component recovery
systems, five matching component generators, and a component combiner circuit. A sim-









Figure 3.1: Simplified Block Diagram of Regeneration Unit (with transponder).
The clock recovery system (shown in Appendix B as the clock_acq block, on
Pages 58-59) is implemented as a phase-domain model of a phase-locked loop. It consists
of a phase error detector, a loop filter, and a signal generator. The phase error detector
measures phase error by integrating the difference between an advanced version of the
clock, and a delayed version of the clock, each multiplied by the incoming PN sequence.
The integration is performed over one half the period of the clock. Since it is difficult to
generate an advanced version of the clock, the comparison is actually performed on the
clock, and a version of the clock that is delayed by 2AT. The recovered clock then













Since the phase error detector performs an integration, its output is only valid at a
lower sampling rate than its input. This difference in rates requires that the portion of the
loop between the phase error detector and the repeat block run at a lower sampling rate
than the rest of the system. This system is called a multirate simulation in Comdisco, and
it requires careful handling of simulation parameters to insure correct output.
When scaling factors due to the sampling rate, and the method by which integrators
are implemented in Comdisco are taken into account, the effective loop transmission has
the form shown in Equation (3.1). This transfer function has a crossover frequency of
co = 89.6rad , and a phase margin of 90.0'. It allows the loop to track step changes, as well
S
as linear ramps, of the phase of the input clock, with zero error.
H(s) = 8.96x 10-2 (1000s + (31)2S
The five component recovery systems are all identical, except for their bit-width, and
all five operate independently. Each recovery system consists of a local component gener-
ator, several correlators, logic to find the peak of the correlations, several registers, and
control logic. The system computes the correlation between all possible phases of the
locally generated component and the PN sequence that is input to the unit. It then finds the
peak value of these correlations, and adjusts the phase of the local component so that this
peak will correspond to a phase offset of zero.
The phase of the component generator in each component recovery system is then
loaded into one of the five stand-alone component generators in the regeneration unit.
These generators are the same as the ones used in the generation unit. The outputs of these
generators are then fed into the component combiner circuit, which is identical to the com-
biner circuit in the generation unit. The output of the combiner circuit is the regenerated
PN sequence that the system outputs.
A finite state machine (FSM) was designed to control the data paths that perform these
functions, using the FSM design tools also used in 6.111 (Digital Systems Laboratory).
The fsmc input file, and the equation and state output files are shown in Appendix D. A
state diagram of the FSM is shown in Figure D. 1.
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3.3 Mentor Graphics Designs
The following sections (3.3.1 and 3.3.2) will explain only the general design of the gener-
ation and regeneration units. For a detailed description of the inputs, outputs, and function
of each schematic building block used, as well as copies of their actual schematics, see
Appendix E. For a similar description of some of the non-standard Actel macros used, see
Appendix F.
3.3.1 Generation Unit
The generation unit (shown in Appendix E as the generate schematic, on pages 244-
245) consists of five component generators, a component combiner, and an 8-bit adder.
The component generators, as in the Comdisco design, are simply circular shift registers,
sequentially outputting a component code that is input with a parallel load. Again, the
component generator is a boolean logic function, obeying Equation (2.1), as stated above
in Section 2.1.2. The output of the component generator then controls a multiplexor, let-
ting the noiseless PN sequence take on an 8-bit value of either 96, or -96. An 8-bit noise
input is then added to this value. The resulting quantity, after passing through an 8-bit D/A
converter becomes the output.
3.3.2 Regeneration Unit
The regeneration unit (shown in Appendix E as the regenerate schematic, on
pages 252-253) consists of five component recovery systems, five matching component
generators, and a component combiner. The component generators and component com-
biner operate identically to those described above, for the generation unit (as shift regis-
ters, and a boolean function, respectively).
The regeneration unit takes its input as an 8-bit value that is the output of an A/D con-
verter. The sampling rate on the A/D converter is set to four times the frequency of the
clock component of the PN sequence. It is worth noting that the Mentor Graphics design
of the regeneration unit does not contain a clock recovery circuit. This omission is pur-
poseful, and is due to the fact that the clock recovery circuit is assumed to be implemented
as an analog phase-lock loop before the A/D conversion takes place. In addition, this
phase-lock loop outputs the sampling clock for the A/D converter (at four times the fre-
quency of the PN clock component).
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Each component recovery system consists of a local component generator, a set of cor-
relators, and logic to find the peak of the correlation. In normal operation, the local gener-
ator will output a component, which will be correlated against the input PN sequence. This
correlation is accumulated for several periods of the local component, to reduce the effect
of noise present in the input PN sequence. The phase of the local generator is then adjusted
so that the peak in the correlation moves to a phase difference of zero (between the local
component and the input PN sequence). This component phase is then output to one of the
stand-alone generators in the generation unit. After all the components have been acquired
in this fashion, the output of the component combiner will be identically equal to the input
PN sequence, except that the output sequence will be free from noise.
3.4 Actel FPGA Design
Due to the complexity of the design, FPGAs were chosen for the physical implementation.
Actel FPGAs were used, since the required software had already been acquired. In addi-
tion, there were several Actel FPGAs available in the lab.
In order to use the Actel software, the Mentor Graphics designs had to be altered
slightly. This alteration was necessary because the regeneration unit design wouldn't fit on
one FPGA, and because the FPGAs require input and output buffers on all external sig-
nals. The revised designs are shown in Appendix G.
At this point in the design process, it was also decided that the final product would be
a proof-of-concept, rather than an actual prototype. This decision permitted the Actel
design to use only the shortest three PN components (lengths 7, 11, and 15) and the clock
component, and to ignore the two longer components (lengths 19 and 23). This decision
was made because each of the two longer PN components would require an additional
three FPGAS to be used in the design, and it was determined that the additional gain in
functionality would not justify the additional expense.
3.5 Physical Hardware Construction
After completing the design work, the generation and regeneration units were imple-
mented as wirewrap circuit boards. The schematics for these boards are shown in
Figures 3.2 and 3.3, respectively. It may be noted that there is no phase-lock loop present
29







Figure 3.3: Regeneration Unit Wirewrap Board Schematic.
on the regeneration board. Since my expertise lies outside the area of analog phase-lock
loop design, and since the design of a phase-lock loop is fairly simple for someone whose
expertise includes this area, it was decided that space would be left on the regeneration
board for a phase-lock loop, but it would not include one.
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In order to attach the FPGAs, which have a 160-pin plastic quad-flat pack (PQFP)
package, to the boards, a socket was found into which the FPGAs would fit. This socket,
in turn had standard printed circuit board pins, so each socket was plugged into a set of





There are three sets of results; one for each of the different simulations or tests that were
performed. These results include the output of several Comdisco simulations, and several
Mentor Graphics simulations.
4.1 Comdisco Simulation Results
Once the algorithm design was completed in Comdisco, many simulations were per-
formed, to ensure correct operation under all conditions. Output from two of these simula-
tions is shown in Figures 4.1 and 4.2. From these figures, it can be seen that the
regenerated output sequence locks onto the input after some finite time, then stays locked
onto it for the duration of the simulation.
File Edit View Select Gen Analysis Tools Customize Help
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Figure 4.2: Comdisco simulation output - additive white noise on input.
4.2 Mentor Graphics Simulation Results
Similar to the case of Comdisco, above, the Mentor Graphics gate-level designs were thor-
oughly tested. Output from two of these simulations is shown in Figures 4.3 and 4.4.
Again, it can be seen that the regenerated sequence locks onto the input, then stays locked.
In order to fully test the hardware, random test vectors were used. These vectors were
generated by a small C program, shown in Appendix H (Section H. 1). The output of the
program was appended to a header file, also shown in Appendix H (Section H.2). This
combination was then loaded into Mentor Graphics as an input vector. These vectors
allowed the simulations to include true random noise, as well as random phase offsets to
the generation unit. The output of the regeneration unit was considered correct when it
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Figure 4.3: Mentor functional simulation without additive noise.
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4.3 Post-layout Timing Simulation Results
Once the Actel FPGAs were designed and layout was completed, timing information was
back-annotated into the Mentor Graphics simulations. The simulations were then per-
formed again, in order to verify that the design still operated correctly. Output from two of
these simulations is shown in Figures 4.5 and 4.6. The first simulation (Figure 4.5) shows
that the design did not function correctly. This failure was traced to several timing viola-
tions inside the Actel FPGAs. Because of these violations, it was decided that the Actel
FPGAs were too slow for an actual prototype. Since the goal of the project was to create a
proof-of-concept, rather than an actual prototype, the clock frequency was simply lowered
to the point that FPGAs would operate correctly. This slower speed was chosen to be
1 MHz. The second simulation (Figure 4.6) shows correct operation at this lower speed.
Test vectors for the original timing were generated using the same code as for the
functional Mentor Graphics simulations. In order to create test vectors for the modified
timing (reduced clock frequency), the vector generation code was modified. The revised
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I have designed a regenerative ranging system to improve the SNR of ranging signals for
deep space missions. This system approaches the maximum theoretical improvement of
40dB in ranging SNR. In doing so, the system allows higher data rates on the command
and telemetry signals, which will benefit most deep space missions. Unfortunately, the
Actel FPGAs that were chosen for the hardware implementation were not fast enough, and
a proof-of-concept was designed, instead of an actual prototype. After slowing down the
system, it functioned as desired, showing that regenerative ranging is possible.
5.2 Recommendations
Although a prototype was not built, the proof-of-concept performed well enough that fur-
ther research should be conducted. Initially, the phase-locked loop that was left out of the
hardware design should be designed and added to the system. The hardware design will
then be complete.
Next, the breadboard model should be constructed, and thoroughly tested to determine
if the actual hardware performs as well as the simulations. If this proves successful, the
entire digital system should be redesigned as an application specific integrated circuit
(ASIC). In this manner it can be made to operate at the required speed, and can be pre-
pared for space qualification. Once this has been completed, the system will be able to fly
on deep space spacecraft, reducing the amount of antenna time these spacecraft require for





Graphs of PN component Auto- and Cross-correlation
functions
A.1 Graphs of Autocorrelation Functions
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Graph of Autocorrelation Function for Length 2 PN component.
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Figure A.2: Graph of Autocorrelation Function for Length 7 PN component.
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Figure A.3: Graph of Autocorrelation Function for Length 11 PN component.
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Graph of Autocorrelation Function for Length 15 PN component.
Autocorrelation of length 19 PN component







-20 -15 -10 -5 0 5 10 15 20
n
Figure AS.: Graph of Autocorrelation Function for Length 19 PN component.
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Figure A.6: Graph of Autocorrelation Function for Length 23 PN component.
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A.2 Graphs of Cross-correlation Functions
Cross-correlation between length 2 and length 7 PN components
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Figure A.7: Graph of Cross-correlation Function for Length 2 and 7 PN Components.




Figure A.8: Graph of Cross-correlation Function for Length 2 and 11 PN Components.
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Figure A.9: Graph of Cross-correlation Function for Length 2 and 15 PN Components.





Figure A.10: Graph of Cross-correlation Function for Length 2 and 19 PN Components.
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Cross-correlation between length 2 and length 23 PN components
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Figure A.11: Graph of Cross-correlation Function for Length 2 and 23 PN Components.




Figure A.12: Graph of Cross-correlation Function for Length 7 and 11 PN Components.
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Figure A.13: Graph of Cross-correlation Function for Length 7 and 15 PN Components.





Figure A.14: Graph of Cross-correlation Function for Length 7 and 19 PN Components.
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Figure A.15: Graph of Cross-correlation Function for Length 7 and 23 PN Components.
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Figure A.16: Graph of Cross-correlation Function for Length 11 and 15 PN Components.
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Figure A.17: Graph of Cross-correlation Function for Length 11 and 19 PN Components.




Figure A.18: Graph of Cross-correlation Function for Length 11 and 23 PN Components.
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Figure A.19: Graph of Cross-correlation Function for Length 15 and 19 PN Components.
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Figure A.20: Graph of Cross-correlation Function for Length 15 and 23 PN Components.
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This appendix contains descriptions of each Comdisco block used. The descriptions are
formatted in the style of data sheets, with a listing of the inputs, outputs, and method of






clock: The clock component of the PN code.
PN_codes: A vector containing all of the PN components, except the clock com-
ponent.
Output Signals:




This block functions exactly as the code_combiner block, with the excep-
tion that this block only combines two components of the PN code, plus











PN_code: The pseudonoise sequence from which the clock is to be recovered.
Output Signals:
regen._clock: The recovered clock signal from the PN sequence.
Parameters:
cfreq: The carrier frequency from the receiver.
delta_t: Half of the separation, in samples, between the two inputs to the phase
error (PE) processor.
div_ratio: The division ratio required to get the clock component frequency from
the carrier frequency.
sfreq: The sampling frequency of the simulation.
win_length: The length of the integration window in the PE processor.
Functional Description:
This block attempts to recover the clock component from a PN sequence.
It outputs this recovered clock, which is phase-locked, in-phase, to the PN
clock component. It has no real capability to adjust the output frequency,
since it should be a fixed ratio of the carrier frequency.
This block contains multirate blocks.
58
L -Ie .. *- -
L _ tA~~~~~~~'
0. L -E = : I
_L L S9 OLA at 'a-









clock: The clock component of the PN code.
PN_codes: A vector containing all of the PN components, except the clock com-
ponent.
Output Signals:




This block combines the PN code components and outputs the combined
sequence.
The formula it follows is as follows:
PN = C,- (OR (Ci)) + (AND(C5)) (B.1)
Where c, represents the clock component, c, represents all the other com-
ponents, AND (...) represents the logical AND of all the signals inside the
parenthesis, and OR (...) represents the logical OR of all the signals inside
the parenthesis.
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IFigure B.3: codecombiner block diagram.







In: The unconverted PN sequence. High is 1, Low is 0.
Output Signals:




This block rescales the PN sequence and converts it from a standard
binary representation to a representation that is AC coupled. It changes the
representation from high 1, low 0, to a representation of high 1, low -1.
The formula it follows is as follows:










elk: The digital clock.
PN_.sequence: The received PN sequence.
recovered_clock: The recovered clock component of the received PN sequence.
reset: A control signal allowing the block to be reset to its initial state.
Output Signals:
compXphase: The phase of component X, so an external generator can be
aligned to the internal generator. X is between 1 and 5.
Id_cX: A control signal that tells the external generator when the compXphase
signal is valid. X is between 1 and 5.
Parameters:
accum_per: The number of component periods over which to perform the correla-
tion.
cXint: An integer representation of the binary code for component X.
cXlen: The length (in bits) of component X.
Functional Description:
This block performs maximum-likelihood correlation detections on each
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elk: The digital clock.
PN.._sequence: The received PN sequence.
recovered_clock: The recovered clock component of the received PN sequence.
reset: A control signal allowing the block to be reset to its initial state.
Output Signals:
codephase: The phase of the component, so an external generator can be aligned
to the internal generator.
Id_out: A control signal that tells the external generator when the code_phase sig-
nal is valid.
Parameters:
accum_per: The number of component periods over which to perform the correla-
tion.
code_int: An integer representation of the binary code for the PN component.
num_bits: The length of the PN component (in bits).
Functional Description:
This block performs a maximum-likelihood correlation detection to deter-
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hold_counts: A control signal that allows the correlation counters to be held.
holdlocal: A control signal that allows the local PN generator to be held.
load_counts: A control signal that resets the correlation counters.
PNsequence: The received PN sequence.
recovered_clock: The recovered clock component of the received PN sequence.
reset_local: A control signal that resets the local PN generator.
Output Signals:
codephase: The phase of the local PN generator.
max_count: The location of the highest peak in the correlation.
Parameters:
code_int: An integer representation of the binary code for the PN component.
num_bits: The length of the PN component (in bits).
Functional Description:
This block is the correlation detector used by comp_rec_wctl. It takes a
locally generated version of the PN sequence and correlates it against the
incoming received PN sequence. It then outputs the index of the highest
peak in the correlation.
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elk: The digital clock.
count: A control signal that causes the counter to increment.
reset: A control signal that resets the counter to zero.
Output Signals:
done: A control signal that indicates that the counter has reached its highest value.
Parameters:
size_cnt: The size of the counter.
Functional Description:
This block is a counter with synchronous count enable and reset controls,
and a carry flag. It can be of arbitrary size.
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clk: The digital clock.
maxO: A control signal that indicates when the value stored in the max_count
block reaches zero.
reset: A control signal that allows the block to be reset to its initial state.
Output Signals:
hldlocal: A control signal that indicates that the local generator should be held.
Id_counts: A control signal that indicates that the correlation counters should be
reset.
Id_max: A control signal that indicates that the max_count block should load.
Id_out: A control signal indicating that the external PN generator should load.
max_dn: A control signal to show that the max_count block should decrement.
rst_local: A control signal indicating that the local PN generator should be reset.
Parameters:
cntl: The size of the PN component.
cnt2: The number of periods over which to correlate.
Functional Description:
This block provides the control logic for the maximum-likelihood correla-
tion detector. It consists of a finite-state machine, and two counters.
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Figure B.9: control_fsm block diagram.
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clk: The digital clock.
D: The input value.
Output Signals:
Q: The registered output value.




This is a standard, ordinary, D-type rising-edge-triggered flip-flop. The D
input is copied to the Q output on each rising edge of the clk input.












D: The input value.
G: The gate control signal.
Output Signals:
Q: The latched output value.




This is a standard, ordinary, D-type latch. When the G input is high, the D












hold: A control signal that allows the output to be held, regardless of changes in
the input.
x: The signal in which to detect edges.
Output Signals:




This block outputs a single high sample whenever the input signal transi-
tions from low to high, or from high to low.
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in: The signal that is to be converted.
Output Signals:
out: A vector of the binary representation of the input signal.
Parameters:
hold_in_val: The initial value of each component of the vector.
highlow: The order in which the binary representation fills the vector (MSB or
LSB to the low component).
out_IOVEC_LEN: The number of bits used in the binary representation.
Functional Description:
This block takes an integer as input, and outputs a vector containing a
binary representation of that integer on the same simulation iteration. It
fills the vector such that the low component of the vector contains either
the LSB or the MSB of the binary representation, according to the
highlow parameter.
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INTEGER TO U)ECTOR BLOCK PaRML1ETERS
MraIN PRAMETERS:
Number of bits per nteger (size of vector) 16






/* FEED_THROUGH_LIST INFORMATION: */
/* */
/* --> FEED_THROUGH_TYPE IS NOT EDITABLE. The BDE parameter */
/* screen associated with the block must be edited to change */
/* the block's FEED_THROUGH_TYPE. */
/* */
/* FEED_THROUGH_TYPE = ALL_FEED_THROUGH. */
1* *l
/ ********************************************************************/
/***** ********************************************** ************** ***/
/* */
/* LINK_OPTIONS INFORMATION: */
/* *
/* --> The LINK_OPTIONS list is editable. It contains all the */
/* libraries which the code must be linked to. Each item in */
/* the list must be surrounded by double quotes and */
/* separated by commas. The math library is automatically */
/* linked, and does not need to be specified. The paths */
/* may be specified as full paths or as paths relative to */
/* the host. */
/* A link option can also be specified in the form "-lx" */
/* (where x is defined in the UNIX manual on "ld" */
1' */
/* IMPORTANT: The entire LINK_OPTIONS list must be deleted */
/* if it doesn't contain any elements. */
l* *
1* Sample LINK_OPTIONS list: */
/* (Actual list should be placed below this comment block) */
/* */
/* LINK_OPTIONS = { "-lm", */






/* INCLUDE_DIRS INFORMATION: */
/* */
/* --> The INCLUDE_DIRS list is editable. The list should */
/* contain all directory search paths needed to locate all */
/* the include files used by this block. It has the same */
82
/* format as the LINK_OPTIONS list. */
/* */
/* IMPORTANT: The entire INCLUDE_DIRS list must be deleted */
/* if it doesn't contain any elements. */
/* */
/* Sample INCLUDE_DIRS list: */
/* (Actual list should be placed below this comment block) */
/* */
/* INCLUDE_DIRS = { //host/u/code/include", */






/* EDITABLE FUNCTIONS */
/* --> In_int2vec_regenranging ()
/* --> Ro_int2vec_regenranging ()
/* --> Te_int2vecregen_ranging ()
l**
/* Structure use: */
/* Typical input value reference */
/* local_var = *(spbinput->varname); */
/* **OR** local_var = I_var_name; */
/* Typical output value update */
/* spboutput->var_name = local_var; */
/* **OR** O_var_name = local_var; */
/* Typical parameter reference */
/* local_var = spb_parm->var_name; */
/* **OR** local_var = P_var_name; */
l**




* Initialize Function (must be present)
* --> If editing, modify only the lines within the
* function's opening and closing brackets.
*
* This function is used to initialize the state structure
* and constant outputs of the block. It is called once
* for each block instance during simulation.
*Function must always return either SYSK, SYSTERM,
* Function must always return either SYSOK, SYS_TERM,
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* or SYS_FATAL by using the return() function.
* User may modify the line containing
"return(SYSOK);".
*/
In_int2vec_regen_ranging (spbparm, spb_input, spb_output, spbstate)
STRUCT Pt_int2vecregen_ranging *spb_parm;
STRUCT It_int2vec_regen_ranging *spbinput;









* Run Output Function (must be present)
* --> If editing, modify only the lines within the
* function's opening and closing brackets.
*
* This function is used to update the outputs and/or state
* of the block. It is called each iteration, for each
* block instance during simulation.
*
* Function must always return either SYSOK, SYSTERM,
* or SYSFATAL by using the return() function.
* User may modify the line containing
"return(SYSOK);#.
*/







int temp_in = (int) Iin;
if (*Phighlow == 'L')




temp_in = temp_in >> 1;
}
else
for (i = (Oout_iovec_len - 1) ; i >= 0 ; i--)
{
VECSET(O_out,i,(temp_in & 1));





* Termination Function (must be present)
* --> If editing, modify only the lines within the






This function is used to dump the final state of the
block. It is called once for each block instance
during the simulation.
* Function must always return either SYSOK, SYS_TERM,
* or SYS_FATAL by using the return() function.
* User may modify the line containing
"return(SYSOK);#.
*/


















* Block Function: int2vec
* Library: regen_ranging

























































/* The following #defines may be used to shorten */












in: Input to be integrated.
tim_ov: Input that overrides internal integrator reset circuitry.
Output Signals:
out: Output integration at the end of the dump period.
Parameters:
period: Length of integration between dumps.
sfreq: The sampling frequency.
Functional Description:
This block integrates the input signal over the specified dump period then
it outputs the integrated value. The integrator is reset with the current
input value when the dump occurs. The integration is performed using a
backwards difference algorithm {y(n)=y(n-1)+[x(n)/sfreq] }. The output
of this block runs at 1/period of the normal sampling rate.
This is a multirate block.
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clock: The PN clock component.
codejint: An integer representation of the binary PN component code.
hold: A control signal that allows the PN generator to be held.
load: A control signal that loads the PN component into the generator.
Output Signals:
out: The PN component output.
Parameters:
num_bits: The length of the PN component (in bits).
Functional Description:
This block generates a PN code component, and outputs the entire compo-


























clock: The PN clock component.
code_phase: A vector representation of the PN component code. The phase of the
component is also conveyed by the ordering of the vector.
hold: A control signal that allows the PN generator to be held.
load: A control signal that loads the PN component into the generator.
Output Signals:
out: The PN component output.
Parameters:
num_bits: The length of the PN component (in bits).
Functional Description:
This block generates a PN component, and outputs it serially. It accepts a






































clk: The digital clock.
Id_max: A control signal indicating that the counter should be loaded with
maxin.
max_in: The value to be loaded into the counter.
max_dn: A control signal allowing the counter to be decremented.
Output Signals:




This block is a loadable down counter. A value can be loaded into the
counter, and the value stored in the counter can be decremented. The
counter indicates when its contents reach zero.
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in: The input signal.
Output Signals:
out: The output signal.
Parameters:
initial_value: The initial value of the output.
Functional Description:
This block does nothing. The only reason for its existence is to trick Com-
disco into thinking that something is breaking a feedback path. The input
is copied to the output each iteration, but the block has a feed type of
NO_FEED_THROUGH, so Comdisco thinks it's a delay block.
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Figure B.19: nodly block symbol.
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NOFEED- THROUGH











static char *REVISION = "2.50";
/*
*
* Block Function: nodly
* Library: regen_ranging








Fl Ni ni N
/* */
/* FEED_THROUGH_LIST INFORMATION: */
/* */
/* --> FEED_THROUGH_TYPE IS NOT EDITABLE. The BDE parameter */
/* screen associated with the block must be edited to change */
/* the block's FEED_THROUGH_TYPE. */
/* */





/* LINK_OPTIONS INFORMATION: */
/* */
/* --> The LINK_OPTIONS list is editable. It contains all the */
/* libraries which the code must be linked to. Each item in */
/* the list must be surrounded by double quotes and */
/* separated by commas. The math library is automatically */
/* linked, and does not need to be specified. The paths */
/* may be specified as full paths or as paths relative to */
/* the host. */
/* A link option can also be specified in the form "-lx" */
/* (where x is defined in the UNIX manual on "ld" */
1* */
/* IMPORTANT: The entire LINK_OPTIONS list must be deleted */
/* if it doesn't contain any elements. */
l* *l
/* Sample LINK_OPTIONS list: */
/* (Actual list should be placed below this comment block) */
/* */
/* LINK_OPTIONS = { -lm", */






/* INCLUDE_DIRS INFORMATION: */
/* */
/* --> The INCLUDE_DIRS list is editable. The list should */
/* contain all directory search paths needed to locate all */
/* the include files used by this block. It has the same */
/* format as the LINK_OPTIONS list. */
/* */
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/* IMPORTANT: The entire INCLUDE_DIRS list must be deleted */
/* if it doesn't contain any elements. */
/* '/
/* Sample INCLUDE_DIRS list: */
/* (Actual list should be placed below this comment block) */
/* *1







/* --> Innodly_regenranging ()
/* --> Ro_nodly_regen_ranging ()
/* --> Ri_nodly_regen_ranging ()
~/* ~ --> Te_nodly_regen_ranging ()
/* */
/* Structure use: */
/* Typical input value reference */
/* local_var = *(spb_input->var_name); */
/* **OR** local_var = I_var_name; */
/* Typical output value update */
/* spboutput->var_name = local_var; */
/* **OR** O_var_name = local_var; */
/* Typical parameter reference */
/* local_var = spb_parm->var_name; *
/* **OR** local_var = P_var_name; *
/* */




* Initialize Function (must be present)
* --> If editing, modify only the lines within the
* function's opening and closing brackets.
* This function is used to initialize the state structure
* and constant outputs of the block. It is called once
* for each block instance during simulation.
*
* Function must always return either SYS_OK, SYS_TERM,
* or SYS_FATAL by using the return() function.
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* User may modify the line containing
Ureturn(SYSOK);0.
*/










* Run Output Function (must be present)
* --> If editing, modify only the lines within the
* function's opening and closing brackets.
*
* This function is used to update the outputs and/or state
* of the block. It is called each iteration, for each
* block instance during simulation.
*
* Function must always return either SYS_OK, SYS_TERM,
* or SYS_FATAL by using the return() function.
* User may modify the line containing
"return(SYSOK);".
*/










* Run Input Function (must be present)
* --> If editing, modify only the lines within the
* function's opening and closing brackets.
*
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* This function is used to update the state of the block.
~* ~It is called each iteration, for each block instance
~* ~during the simulation.
*
* Function must always return either SYS_OK, SYS_TERM,
~* ~or SYS_FATAL by using the return() function.
~* ~User may modify the line containing
"return(SYSOK);".
*/









* Termination Function (must be present)
* --> If editing, modify only the lines within the
* function's opening and closing brackets.
*
* This function is used to dump the final state of the
* block. It is called once for each block instance
* during the simulation.
*
* Function must always return either SYS_OK, SYS_TERM,
* or SYS_FATAL by using the return() function.
* User may modify the line containing
"return(SYSOK);".
*












* Block Function: nodly
* Library: regenranging

















/ ************* **** *** ******* ********************************** ** ***** /
/* */
/* UNEDITABLE SIMULATOR DEFINED STRUCTURES */
/* --> STRUCT Pt_nodly_regen_ranging
/* --> STRUCT It_nodly_regenranging























/* The following #defines may be used to shorten */










A: The delayed code input.
B: The advanced (at least not delayed) code input.
Output Signals:
phaseerror: A measure of the phase error between the original signal and the
current not delayed (or halfway delayed) approximation to that signal.
Parameters:
sfreq: The sampling frequency of the simulation.
winlength: The length of the time average window in the integrate and dump
block.
Functional Description:
This block attempts to provide a measure of the phase error between the
two signals used to generate its inputs. Its two inputs A and B are the out-
put of mixers that mix the original PN sequence and the regenerated clock
either delayed by a quarter cycle, or advanced by a quarter cycle. It out-
puts the integral of the following function:
B-A (B.3)
The length of the integration is set by the parameter winlength. In addi-
tion, due to the process of performing the integration, the output of this
block runs at 1/winlength of the normal sampling rate.


































clkphase: The phase of the clock signal.
delays: A vector containing the delays for each component of the PN code.
hold: A control signal that allows the output to be held, regardless of the other
inputs.
reset: A control signal that allows the source to be reset to its initial state.
Output Signals:
clock: The clock component of the PN code.
PN_sequence: The combined, converted PN code sequence. High is 1, Low is -1.
Parameters:
clk_freq: The frequency of the PN clock component.
noise_variance: The variance of the Gaussian noise added to the PN sequence.
sfreq: The sampling frequency for the simulation.
Functional Description:
This block generates, combines, and converts a noisy PN sequence with
two components, plus clock. It allows the phase of the clock component
and the delays for each individual PN component other than the clock to
be input. It outputs a PN sequence that is AC coupled, with a high repre-
sented by a 1, and a low represented by a -1. White Gaussian noise with
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clock: The PN clock component.
count_ctls: The control bits for the counters.
hold: A control signal that allows the counters to be held.
load: A control signal that allows the counters to be reset.
Output Signals:
counter_bits: The contents of the counters.
Parameters:
num_bits: The length of the associated PN component (in bits). Also the number
of counters.
Functional Description:
This block consists of num_bits counters, one for each bit of the associ-
ated PN component. The counters are set up so that the counters are incre-
mented whenever their respective control line is high, and decremented
whenever it is low. The counter values only change at edges of the clock
input. In addition, the counters can be loaded with the current input val-



























delays: A vector signal consisting of the 5 component delays.
Parameters:
cldly: The delay on PN component 1.
c2_dly: The delay on PN component 2.
c3_dly: The delay on PN component 3.
c4_dly: The delay on PN component 4.
c5_dly: The delay on PN component 5.
Functional Description:
This block combines the parameters, etc. necessary to implement setting
the delays for each individual PN component into a nice clean block, so















clkphase: The phase of the clock signal.
delays: A vector containing the delays for each component of the PN code.
hold: A control signal that allows the output to be held, regardless of the other
inputs.
reset: A control signal that allows the generator to be reset to its initial state.
Output Signals:
clock: The clock component of the PN code.
PN_codes: A vector containing the remaining PN code components.
PN_integers: A vector containing the integer representations of the phase of each
PN component.
Parameters:
clkfreq: The frequency of the PN clock component.
sfreq: The sampling frequency of the simulation.
7_code: An integer representation of the 7-bit PN code component.
11_code: An integer representation of the 11-bit PN code component.
15_code: An integer representation of the 15-bit PN code component.
19_code: An integer representation of the 19-bit PN code component.
23_code: An integer representation of the 23-bit PN code component.
Functional Description:
This block generates all the PN components, including the clock. The fre-
quency and phase of the clock are adjustable, and the code outputs are all
synchronized to the clock. In addition, each code component can be indi-
vidually delayed, to allow for changes in the phase of each component. In
addition to the PN code components, the block also outputs a set of inte-
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delays: A vector containing the delays for each component of the PN code.
clk_reset: A control signal that allows the clock component to be reset.
Output Signals:
clock: The clock component of the PN code.
PN_codes: A vector containing the remaining PN code components.
PNintegers: A vector containing the integer representations of the phase of each
PN component.
Parameters:
7_code: An integer representation of the 7-bit PN code component.
11_code: An integer representation of the 11 -bit PN code component.
15_code: An integer representation of the 15-bit PN code component.
19_code: An integer representation of the 19-bit PN code component.
23_code: An integer representation of the 23-bit PN code component.
Functional Description:
This block generates all the PN code components, including the clock.
The clock is not adjustable, and runs with a period of 2 simulation itera-
tions. Each code component can be individually delayed, to allow for
changes in the phase of each component. In addition to the PN code com-
ponents, the block also outputs a set of integers that represent the phase of





Figure B.26: pngenerator block diagram.






compXphase: A vector representation of PN component X.
hold: A control signal that allows the PN generators to be held.
Id_cX: A control signal that indicates when to load the phase of component X.
recovered_clock: The recovered clock component of the received PN sequence.
Output Signals:
recoveredPN: The regenerated PN sequence.
Parameters:
clIlen: The length of PN component 1.
c2_1en: The length of PN component 2.
c3_len: The length of PN component 3.
c4_len: The length of PN component 4.
cSlen: The length of PN component 5.
shiftlen: The amount of rotation required on each component phase vector.
Functional Description:
This block takes the phases of all the PN components from the
comprec_wctl block, generates the PN code, and combines it into the
final regenerated PN sequence.
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clk_phase: The phase of the clock signal.
delays: A vector containing the delays for each component of the PN code.
hold: A control signal that allows the output to be held, regardless of the other
inputs.
reset: A control signal that allows the source to be reset to its initial state.
Output Signals:
PN_.sequence: The combined, converted PN code sequence. High is 1, Low is -1.
Parameters:
clkfreq: The frequency of the PN clock component.
sfreq: The sampling frequency for the simulation.
Functional Description:
This block generates, combines, and converts a PN sequence with five
components, plus clock. It allows the phase of the clock component and
the delays for each individual PN component other than the clock to be
input. It outputs a PN sequence that is AC coupled, with a high repre-
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clk_.phase: The phase of the clock signal.
delays: A vector containing the delays for each component of the PN code.
hold: A control signal that allows the output to be held, regardless of the other
inputs.
reset: A control signal that allows the source to be reset to its initial state.
Output Signals:
clock: The clock component of the PN code.
PN_sequence: The combined, converted PN code sequence. High is 1, Low is -1.
Parameters:
clkfreq: The frequency of the PN clock component.
noise_variance: The variance of the Gaussian noise added to the PN sequence.
sfreq: The sampling frequency for the simulation.
Functional Description:
This block generates, combines, and converts a noisy PN sequence with
five components, plus clock. It allows the phase of the clock component
and the delays for each individual PN component other than the clock to
be input. It outputs a PN sequence that is AC coupled, with a high repre-
sented by a 1, and a low represented by a -1. White Gaussian noise with












Figure B.29: pnsource2 block diagram.
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PNsequence: The received PN sequence.
reset: A control signal allowing the system to be reset.
Output Signals:
recovered_PN: The regenerated PN sequence.
Parameters:
accum_per: The number of periods over which the correlation is performed.
cfreq: The receiver carrier frequency.
clk_freq: The PN clock component frequency.
cX_int: An integer representation of the binary code of component X.
cX_len: The length of component X (in bits).
n, m, div_ratio: The ratio between the clock frequency and the carrier frequency.
sfreq: The sampling frequency.
Functional Description:
This is the high-level block for the entire regenerative ranging system.
This block takes the incoming PN sequence and recovers the clock com-
ponent from it. It then passes this, along with the original received
sequence to the component recovery section, where the PN code compo-
nents are acquired and regenerated. The output is the regenerated PN
sequence.
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clock_in: The clock, as input.
reset_in: The system reset signal.
Output Signals:
clock_out: The clock, with an added rising edge to force recognition of the reset.




This block processes the system reset signal to force the system to recog-
nize it. It holds the reset signal high for a minimum of three iterations,
while inserting a rising edge on the clock signal. This will force the














x: Input to accumulator.
reset: Reset the accumulator memory register.
hold: Hold the memory register output.
Output Signals:




This block accumulates the input values. When the reset signal goes high
the accumulator is reset with the current input value. The output value at















code_int: An integer representation of the PN code component.
delay: The delay for the PN code component.
Output Signals:
PN_code: The PN code component.
sft_int: An integer representation of the phase of the PN code component.
Parameters:
num_bits: The length of the PN code component.
Functional Description:
This block generates a single PN component. It contains a delay that can





























Figure B33: sing0epn block diagram.














code_int: An integer representation of the PN code component.
clock: The PN clock component, to allow synchronization.
delay: The delay for the PN code component.
load: A control signal that allows the shift register to be loaded with the code_int
input.
Output Signals:
PN_code: The PN code component.
sft_int: An integer representation of the phase of the PN code component.
Parameters:
num_bits: The length of the PN code component.
Functional Description:
This block generates a single PN component, synchronized to the clock. It
allows an integer to be loaded into its internal shift register, then shifted
out to the output. In addition, the output can be delayed, to permit the
phase of the component to be set. The block also outputs an integer that




















in: A vector containing a binary representation to be converted.
Output Signals:
out: A decimal representation of the input vector signal.
Parameters:
holdinval: The initial value of the output.
highlow: The order in which the binary representation fills the vector (MSB or
LSB to the low component).
in_IOVEC_LEN: The number of bits used in the binary representation.
Functional Description:
This block takes a vector containing a binary representation of an integer
as input, and outputs the integer on the same simulation iteration. It
expects the low component of the vector to contain either the LSB or the







Figure B.35: vec2int block symbol.
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static char *REVISION = 2.50";
/*
*
* Block Function: vec2int
* Library: regen_ranging
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1-********** ********* ******************************* ******** ***** ****./l* *
1* FEED_THROUGH_LIST INFORMATION: 
/* */
/* --> FEED_THROUGH_TYPE IS NOT EDITABLE. The BDE parameter */
/* screen associated with the block must be edited to change */
/* the block's FEED_THROUGH_TYPE. */
/* */





/* LINK_OPTIONS INFORMATION: */
/* */
/* --> The LINK_OPTIONS list is editable. It contains all the */
/* libraries which the code must be linked to. Each item in */
/* the list must be surrounded by double quotes and */
/* separated by commas. The math library is automatically */
/* linked, and does not need to be specified. The paths */
/* may be specified as full paths or as paths relative to */
/* the host. */
* A link option can also be specified in the form "-lx" */
/* (where x is defined in the UNIX manual on "ld" */
/* */
/* IMPORTANT: The entire LINK_OPTIONS list must be deleted */
/* if it doesn't contain any elements. */
l* *
/* Sample LINK_OPTIONS list: */
/* (Actual list should be placed below this comment block) */
/* *






/* INCLUDE_DIRS INFORMATION: */
/* */
/* --> The INCLUDE_DIRS list is editable. The list should */
/* contain all directory search paths needed to locate all */
/* the include files used by this block. It has the same */
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/* format as the LINK_OPTIONS list. */
/* */
/* IMPORTANT: The entire INCLUDE_DIRS list must be deleted */
/* if it doesn't contain any elements. */
l* *
/* Sample INCLUDE_DIRS list: */
/* (Actual list should be placed below this comment block) */
/* */
/* INCLUDE_DIRS = { "//host/u/code/includem, */






/* EDITABLE FUNCTIONS */
/* --> In_vec2int_regen_ranging ()
/* --> Ro_vec2int_regen_ranging ()
/* --> Te_vec2int_regen_ranging ()
l* *1
/* Structure use: */
/* Typical input value reference */
/* local_var = *(spb_input->var_name); */
/* **OR** local_var = I_var_name; */
/* Typical output value update */
/* spb_output->var_name = local_var; */
/* **OR** O_var_name = local_var; */
/* Typical parameter reference */
/* local_var = spb_parm->var_name; */
/* **OR** local_var = P_var_name; */
/* *




* Initialize Function (must be present)
* --> If editing, modify only the lines within the
* function's opening and closing brackets.
*
* This function is used to initialize the state structure
* and constant outputs of the block. It is called once
* for each block instance during simulation.
*Function must always return either SYSOK, SYSTERM,
* Function must always return either SYSOK, SYS_TERM,
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* or SYS_FATAL by using the return() function.
* User may modify the line containing
Ureturn(SYSOK); # .
*/










* Run Output Function (must be present)
* --> If editing, modify only the lines within the
* function's opening and closing brackets.
*
* This function is used to update the outputs and/or state
* of the block. It is called each iteration, for each
* block instance during simulation.
*
* Function must always return either SYS_OK, SYS_TERM,
* or SYS_FATAL by using the return() function.
* User may modify the line containing
"return(SYS_OK);".
*/







int tempout = 0;
if (*Phighlow == 'L')
for (i = (I_in_iovec_len -1) ; i >= 0 ; i--)
{





for (i = 0 ; i < I_in_iovec_len ; i++)
{
tempout = tempout << 1;
tempout += VEC_GET(I_in,i);
)




* Termination Function (must be present)
* --> If editing, modify only the lines within the






This function is used to dump the final state of the
block. It is called once for each block instance
during the simulation.
* Function must always return either SYS_OK, SYS_TERM,
* or SYS_FATAL by using the return() function.
* User may modify the line containing
"return(SYSOK);".
*/





















* Block Function: vec2int
* Library: regen_ranging





/* EDITABLE USER DEFINED STATE STRUCTURE */











/* UNEDITABLE SIMULATOR DEFINED STRUCTURES */
/* --> STRUCT Pt_vec2intregen_ranging
/* --> STRUCT It_vec2intregenranging


























/* The following defines may be used to shorten */












inl: A vector of logic values.
in2: A vector of logic values.
Output Signals:
out: A vector of results.
Parameters:
DEFAULT_VECLEN: The length of the vectors.
hold_in_val: The initial value of each component of the output.
logicfcn: Which logic function to perform (OR, AND, NOT, XOR, NOR,
NAND, or XNOR).
Functional Description:
This block performs component-wise logic functions between two vec-
tors. It places the results into out. If the logic function only requires one







Figure B.37: veclogic block symbol.
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static char *REVISION = 2.50";
/*
*




in? ~~o u t\n
Initial value





/* FEED_THROUGH_LIST INFORMATION: */
/* */
/* --> FEED_THROUGH_TYPE IS NOT EDITABLE. The BDE parameter */
/* screen associated with the block must be edited to change */
/* the block's FEED_THROUGH_TYPE. */
/* */





/* LINK_OPTIONS INFORMATION: */
/* */
/* --> The LINK_OPTIONS list is editable. It contains all the */
/* libraries which the code must be linked to. Each item in */
/* the list must be surrounded by double quotes and */
/* separated by commas. The math library is automatically */
/* linked, and does not need to be specified. The paths */
/* may be specified as full paths or as paths relative to */
/* the host. *
/* A link option can also be specified in the form "-lx" */
/* (where x is defined in the UNIX manual on ld" */
/* */
/* IMPORTANT: The entire LINK_OPTIONS list must be deleted */
/* if it doesn't contain any elements. */
/* *l
/* Sample LINK_OPTIONS list: */
/* (Actual list should be placed below this comment block) */
/* *l
/* LINK_OPTIONS = { -lm, */






/* INCLUDE_DIRS INFORMATION: */
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*
/* --> The INCLUDE_DIRS list is editable. The list should */
/* contain all directory search paths needed to locate all */
/* the include files used by this block. It has the same */
/* format as the LINK_OPTIONS list. */
/* */
/* IMPORTANT: The entire INCLUDE_DIRS list must be deleted */
/* if it doesn't contain any elements. */
/* */
/* Sample INCLUDE_DIRS list: */
/* (Actual list should be placed below this comment block) */
/* */
/* INCLUDE_DIRS = { "//host/u/code/include, */






/* EDITABLE FUNCTIONS */
/* --> In_vec_logic_regenranging ()
/* --> Ro_vec_logicregenranging ()
/* --> Te_vec_logic_regenranging ()
/* */
/* Structure use: */
/* Typical input value reference */
/* local_var = *(spbinput->var_name); */
/* **OR** local_var = I_var_name; */
/* Typical output value update */
/* spb_output->var_name = local_var; */
/* **OR** O_var_name = local_var; */
/* Typical parameter reference */
/* local_var = spbparm->var_name; */
/* **OR** local_var = P_var_name; */
/* */




* Initialize Function (must be present)
* --> If editing, modify only the lines within the
* .function's opening and closing brackets.
*This function is used to initialize the state structure
* This function is used to initialize the state structure
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/* */
~* ~and constant outputs of the block. It is called once
~* ~for each block instance during simulation.
*
* Function must always return either SYSOK, SYSTERM,
~~* ~or SYS_FATAL by using the return() function.
~* ~User may modify the line containing
"return(SYSOK);f.
*/












* Run Output Function (must be present)
* --> If editing, modify only the lines within the
* function's opening and closing brackets.
*
* This function is used to update the outputs and/or state
* of the block. It is called each iteration, for each
* block instance during simulation.
*
* Function must always return either SYS_OK, SYS_TERM,
* or SYS_FATAL by using the return() function.
* User may modify the line containing
"return(SYS_OK);".
*/











for (i=0; i < O_out_ioveclen ; i++)
{
inl = (int) VECGET(I_inl,i);
in2 = (int) VECGET(I_in2,i);
if (inl <= 0) inl=0;
if (in2 <= 0) in2=0;
switch(fcn)
{
case -1: /* Doesn't match a programmed function */




case 0: /* OR */
tempout = (double)
break;
case 1: /* AND */
tempout = (double)
break;
case 2: /* NOT */
tempout = (double)
break;
case 3: /* XOR */
tempout = (double)
break;
case 4: /* NOR */
tempout = (double)
break;
case 5: /* NAND */
tempout = (double)
break;







(! (inl II in2));
(! (inl && in2));
(! vec_logic_xor(inl,in2));






Termination Function (must be present)
--> If editing, modify only the lines within the
function's opening and closing brackets.
This function is used to dump the final state of the
block. It is called once for each block instance
during the simulation.
*
* Function must always return either SYS_OK, SYSTERM,
* or SYS_FATAL by using the return() function.
* User may modify the line containing
"return(SYSOK);f.
*/



















case 'O': /* 0
i = 0;
break;





























































out = ((a && (!b))
return(out);







* Block Function: vec_logic
* Library: regenranging





/* EDITABLE USER DEFINED STATE STRUCTURE */









/ **** ** ** * ***** * **** *** * ** **** * *** **** * **** * **** ** ** ** ** * * ***** ** ** ** /
/* */
/* UNEDITABLE SIMULATOR DEFINED STRUCTURES */
/* --> STRUCT Pt_vec_logicregen_ranging
/* --> STRUCT It_vec_logicregen_ranging





























/* The following #defines may be used to shorten */















X: An input vector.
Output Signals:
Y: The output vector.
Parameters:
DEFAULT_VECLEN: The size of the vectors.
shift_len: The amount to rotate by.
Functional Description:
This block performs a circular rotation on a vector. For example, rotating
the vector [1 2 3 4 5] by 2 yields [4 5 1 2 3]. Rotating by -1 yields
[2 3 4 5 1]. This rotation is performed on the input vector each simulation
iteration. In other words, there is no delay between the vector being input
and the rotated vector being output.
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Figure B.39: vec_rotate block symbol.
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static char *REVISION = 2.50";
/*
*
,* Block Function: vec_rotate
Library: regen_ranging









1* FEED_THROUGH_LIST INFORMATION: *1
l* *l
/* --> FEED_THROUGH_TYPE IS NOT EDITABLE. The BDE parameter */
/* screen associated with the block must be edited to change */
/* the block's FEED_THROUGH_TYPE. */
l* *
/* FEED_THROUGH_TYPE = ALL_FEED_THROUGH. */
l* *l
/********************************************************************/
/ *************** **************************** ***************/
1* *l
/* LINK_OPTIONS INFORMATION: */
1* *l
/* --> The LINK_OPTIONS list is editable. It contains all the */
/* libraries which the code must be linked to. Each item in */
/* the list must be surrounded by double quotes and */
/* separated by commas. The math library is automatically */
/* linked, and does not need to be specified. The paths */
/* may be specified as full paths or as paths relative to */
/* the host. */
/* A link option can also be specified in the form "-lx" */
/* (where x is defined in the UNIX manual on "ld" */
l* *
IMPORTANT: The entire LINK_OPTIONS list must be deleted




1* Sample LINK_OPTIONS list: */
1* (Actual list should be placed below this comment block) */
l* *l
/* LINK_OPTIONS = { "-lm", */














/* --> The INCLUDE_DIRS list is editable. The list should */
/* contain all directory search paths needed to locate all */
/* the include files used by this block. It has the same */
/* format as the LINK_OPTIONS list. *
/* */
/* IMPORTANT: The entire INCLUDE_DIRS list must be deleted */
/* if it doesn't contain any elements. */
/* */
/* Sample INCLUDE_DIRS list: */
/* (Actual list should be placed below this comment block) */
/* */
/* INCLUDE_DIRS = { "//host/u/code/include, */






/* EDITABLE FUNCTIONS */
/* --> In_vec_rotate_regenranging ()
/* --> Ro_vec_rotate_regenranging ()
/* --> Te_vec_rotate_regen_ranging ()
/* '/
/* Structure use: */
/* Typical input value reference */
/* local_var = *(spb_input->var_name); */
/* **OR** local_var = I_var_name; */
/* Typical output value update */
/* spb_output->var_name = local_var; */
/* **OR** O_var_name = local_var; */
/* Typical parameter reference */
/* local_var = spbparm->varname; */
/* **OR** local_var = P_var_name; */
/* */




* Initialize Function (must be present)
* --> If editing, modify only the lines within the
* function's opening and closing brackets.
*
* This function is used to initialize the state structure
* and constant outputs of the block. It is called once
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~* ~for each block instance during simulation.
*
* Function must always return either SYS_OK, SYS_TERM,
~* ~or SYS_FATAL by using the return() function.
~* ~User may modify the line containing
"return(SYSOK);.
* /









* Run Output Function (must be present)
* --> If editing, modify only the lines within the
* function's opening and closing brackets.
*
* This function is used to update the outputs and/or state
* of the block. It is called each iteration, for each
* block instance during simulation.
*
* Function must always return either SYS_OK, SYS_TERM,
* or SYS_FATAL by using the return() function.
* User may modify the line containing
"return(SYS_OK);".
*/
















* Termination Function (must be present)
* --> If editing, modify only the lines within the
* function's opening and closing brackets.
*
* This function is used to dump the final state of the
* block. It is called once for each block instance
* during the simulation.
*
* Function must always return either SYS_OK, SYS_TERM,
* or SYS_FATAL by using the return() function.
* User may modify the line containing
"return(SYSOK);".
*/




































/* EDITABLE USER DEFINED STATE STRUCTURE */















































/* The following #defines may be used to shorten */












inl: A vector of logic values.
in2: A logic value.
Output Signals:
out: A vector of results.
Parameters:
DEFAULTVECLEN: The length of the vectors.
holdinval: The initial value of each component of the output.
logicfjcn: Which logic function to perform (OR, AND, NOT, XOR, NOR,
NAND, or XNOR).
Functional Description:
This block performs logic functions between a scalar (in2) and each com-
ponent of a vector (inl). It places the results into out. If the logic function










Figure B.41: vec_scalogic block symbol.
UECTOR/SCALAR LOGIC BLOCK PARMiETERS
MAIN PARAMETERS:
Length of Uectors: 16

















static char *REVISION = "2.50";
/*
*
* Block Function: vec_sca_logic
Library: regen_ranging
159
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/* FEED_THROUGH_LIST INFORMATION: */
/* */
/* --> FEED_THROUGH_TYPE IS NOT EDITABLE. The BDE parameter */
/* screen associated with the block must be edited to change */
/* the block's FEED_THROUGH_TYPE. */
l* *l





/* LINK_OPTIONS INFORMATION: */
/* */
/* --> The LINK_OPTIONS list is editable. It contains all the */
/* libraries which the code must be linked to. Each item in */
/* the list must be surrounded by double quotes and */
/* separated by commas. The math library is automatically */
/* linked, and does not need to be specified. The paths */
/* may be specified as full paths or as paths relative to */
/* the host. */
/* A link option can also be specified in the form "-lx" */
/* (where x is defined in the UNIX manual on "ld# */
l* *
/* IMPORTANT: The entire LINK_OPTIONS list must be deleted */
/* if it doesn't contain any elements. */
/* */
/* Sample LINK_OPTIONS list: */
/* (Actual list should be placed below this comment block) */
l* *
/* LINK_OPTIONS = { "-lm", */





/* INCLUDE_DIRS INFORMATION: */
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/* --> The INCLUDE_DIRS list is editable. The list should */
/* contain all directory search paths needed to locate all */
/* the include files used by this block. It has the same */
/* format as the LINK_OPTIONS list. */
/* */
/* IMPORTANT: The entire INCLUDE_DIRS list must be deleted */
/* if it doesn't contain any elements. */
/* */
/* Sample INCLUDE_DIRS list: */
/* (Actual list should be placed below this comment block) */
l* *l
/* INCLUDE_DIRS = { "//host/u/code/include", */






/* EDITABLE FUNCTIONS */
/* --> In_vec_sca_logic_regenranging ()
/* --> Ro_vec_sca_logic_regenranging ()
/* --> Te_vec_sca_logic_regenranging ()
/* */
/* Structure use: */
/* Typical input value reference */
/* local_var = *(spb_input->var_name); */
/* **OR** local_var = I_var_name; */
/* Typical output value update */
/* spb_output->var_name = local_var; */
/* **OR** O_var_name = local_var; */
/* Typical parameter reference */
/* local_var = spbarm->var_name; */
/* **OR** local_var = P_var_name; */
l* *l




* Initialize Function (must be present)
* --> If editing, modify only the lines within the
* function's opening and closing brackets.
*This function is used to initialize the state structure
* This function is used to initialize the state structure
161
/* */
~* ~and constant outputs of the block. It is called once
~* ~for each block instance during simulation.
*
* Function must always return either SYSOK, SYS_TERM,
~* ~or SYS_FATAL by using the return() function.
~* ~User may modify the line containing
"return(SYSOK);".
*/













* Run Output Function (must be present)
* --> If editing, modify only the lines within the
* function's opening and closing brackets.
*
* This function is used to update the outputs and/or state
* of the block. It is called each iteration, for each
* block instance during simulation.
*
* Function must always return either SYS_OK, SYS_TERM,
* or SYS_FATAL by using the return() function.
* User may modify the line containing
"return(SYSOK);#.
*/












in2 = (int) Iin2;
if (in2 <= 0) in2=0;
for (i=0; i < O_out_ioveclen ; i++)
{
inl = (int) VEC_GET(I-inl,i);
if (inl <= 0) inl=0;
switch(fcn)
{
case -1: /* Doesn't match a programmed function */




case 0: /* OR */
tempout = (double) (inl || in2);
break;
case 1: /* AND */
tempout = (double) (inl && in2);
break;
case 2: /* NOT */
tempout = (double) (! inl);
break;
case 3: /* XOR */
tempout = (double) vec_scalogicxor(inl,in2);
break;
case 4: /* NOR */
tempout = (double) (! (inl | in2));
break;
case 5: /* NAND */
tempout = (double) (! (inl && in2));
break;
case 6: /* XNOR */








Termination Function (must be present)
--> If editing, modify only the lines within the
function's opening and closing brackets.
This function is used to dump the final state of the
block. It is called once for each block instance
during the simulation.
* Function must always return either SYS_OK, SYSTERM,
~* ~or SYS_FATAL by using the return() function.
~* ~User may modify the line containing
"return(SYSOK);".
*/




















case 'O': /* 
i = 0;
break;














case 'T':/* NOT */
i=2;
break;

















case 'O':/* XOR */
i = 3;
break;





























Date: Mon Aug 29 16:10:38 1994
/********************************************************************/






















































/* The following #defines may be used to shorten */














hold: A control signal allowing the output to be held.
inl: A scalar signal.
in2: A scalar signal.
Output Signals:














Systems used to Test Comdisco Designs
This appendix contains descriptions of the systems used to test Comdisco blocks. The
descriptions are formatted in the style of data sheets, with a listing of the inputs, outputs,
and method of use for each system. Each description also contains a figure showing the









accumper: Number of periods over which to perform the correlation.
clkfreq: The PN clock component frequency.
code_int: An integer representation of the binary PN component code.
noise_var: The variance of the white Gaussian noise added to the received PN
sequence.
num_bits: The length of the PN component (in bits).
sfreq: The sampling frequency.
Functional Description:
This block allows the entire component recovery algorithm to be tested on










PN_code: PN sequence from receiver.
Output Signals:
regenclock: Regenerated clock component of PN code.
Parameters:
cfreq: The receiver carrier frequency.
clkfreq: The PN clock component frequency.
delta_t: The number of simulation iterations in 1/8 period of the PN clock compo-
nent.
div_ratio, n, m: The ratio between the clock frequency and the carrier frequency.
noise_variance: The variance of the white Gaussian noise added to the received
PN sequence.
winlength: The number of simulation iterations in 1/4 period of the PN clock.
Functional Description:
These blocks (.detail and .system) were used to test the clock_acq block
and its algorithms.
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This is a test block that allows the PN_compcount block to be verified.
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clk_freq: The PN clock component frequency.
code_int: An integer representation of the binary code for the PN component
being acquired.
noise_var: The variance of the white Gaussian noise added to the received PN
sequence.
num_bits: The length (in bits) of the PN component being acquired.
sfreq: The sampling frequency.
Functional Description:
This is a test block that allows the comprecover block to be verified. It



















accumper: Number of periods over which to perform the correlation.
clk_freq: The PN clock component frequency.
code_int: An integer representation of the binary PN component code.
noise_var: The variance of the white Gaussian noise added to the received PN
sequence.
num_bits: The length of the PN component (in bits).
s_freq: The sampling frequency.
Functional Description:
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accumper: The number of periods over which to perform the correlation.
clk_freq: The frequency of the PN clock component.
cXint: An integer representation of the binary code for PN component X.
cXOlen: The length (in bits) of PN component X.
noise_var: The variance of the white Gaussian noise added to the received PN
sequence.
sfreq: The sampling frequency.
shiftlen: The number of samples to rotate the compphase vectors.
Functional Description:





































































































highlow: The order in which the binary representation fills the bit vector (MSB
or LSB to the low component).
num_bits: The number of bits used in the binary representation.
Functional Description:




















This is a test block that allows the localpn block to be verified.
193














Figure C.12: localpn_test block diagram.
194
'S



































accum_per: The number of periods over which to perform the correlation.
clk_freq: The frequency of the PN clock component.
cX_dly: The delay applied to component X of the received PN code.
cX_int: An integer representation of the binary code of PN component X.
cX_len: The length of PN component X (in bits).
div_ratio, n, m: The ratio of the clock frequency to the receiver carrier frequency.
noise_var: The variance of the noise added to the received PN sequence.
s_freq: The sampling frequency.
Functional Description:
This is a test block that allows the regenranging block to be verified.
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logicfcn: The logic function to be performed (OR, AND, NOT, XOR, NOR,
NAND, or XNOR).
Functional Description:
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D.2 Fsmc input file
start: if (RESET) then goto start;
RST_LOCAL, RST_COUNT1;
goto waitl;
waitl: if (RESET) then goto start;
COUNT1;
if (COUNT1_DONE) then goto wait2;
else stay;
wait2: if (RESET) then goto start;
RST_COUNT2, RST_COUNT1, LD_COUNTS;
goto wait3;

























































Goto start (0) on:
RESET




Goto start (0) on:
RESET
Goto wait2 (2) on:
/RESET * COUNTi_DONE







Goto start (0) on:
RESET














Goto start (0) on:
RESET
Goto findmax (4) on:
/RESET *
Goto wait3 (3) on:
/RESET *














/COUNT1_DONE * /A_GTB +
/AGT_B * COUNT1_ZERO
Goto start (0) on:
RESET
Goto alignl (5) on:
/RESET *
Goto findmax (4) on:
/RESET *
Goto findmax (4) on:
/RESET *
COUNT1_DONE * /AGTB * /COUNT1_ZERO
/COUNT1_DONE * /AGTB * /COUNT1_ZERO
/AGT_B * COUNTi_ZERO










Goto start (0) on:
RESET
Goto alignl (5) on:
/RESET * /MAX0






Goto start (0) on:
RESET
Goto wait2 (2) on:
/RESET
State: state8 (7)








/RESET * COUNT1_DONE * /A_GT_B * /COUNT1_ZERO * /Q * /Q1 +
/RESET * /COUNT1_DONE * /Q2 +
/RESET * /Q * /Q2 +
/RESET * /COUNT2_DONE * Q1 * /Q2 +
/RESET * /MAX0 * Q0 * /Q1 * Q2;
/RESET * MAX0 * Q0 * /Q1 * Q2 +
/RESET * /COUNT1_DONE * Q1 * /Q2 +
/RESET * /COUNT2_DONE * Q1 * /Q2 +
/RESET * COUNT1_DONE * Q * /Q1 * /Q2 +
/RESET * /Q * Q1;
/RESET * COUNTi_DONE * COUNT2_DONE * Q * Q1 * /Q2 +












/RESET * /Q * /Q1 * /Q2;
/RESET * COUNT1_DONE * Q1 * /Q2 +
/RESET * /Q * /Q2;
/RESET * /AGTB * COUNT1_ZERO * /Q * /Q1 * Q2 +
/RESET * Q * /Q2 +
/RESET * /COUNT1_DONE * /AGTB * /Q * /Q1 * Q2;
/RESET * /Q * Q1 * /Q2;
/RESET * /Q * Q1 * /Q2;
/RESET * COUNT1_DONE * COUNT2_DONE * Q * Q1 * /Q2;
/RESET * COUNTi_DONE * /COUNT2_DONE * Q * Q1 * /Q2;
/RESET * COUNT1_ZERO * /Q0 * /Q1 * Q2 +
/RESET * A_GT_B * /Q * /Q1 * Q2;
/RESET * MAX * Q * /Q1 * Q2 +
/RESET * /Q * Q1 * Q2;
/RESET * /MAX * Q * /Q1 * Q2;







This appendix contains descriptions of each Mentor Graphics schematic. The descriptions
are formatted in the style of data sheets, with a listing of the inputs, outputs, and method of
use for each schematic. Each description also contains a figure showing the underlying
logic of each schematic.
211
Block Name: Xcnt (Xis 7,11,15,19,23)
Synopsis:
Input Signals:
Clk: The clock signal.
Cnt: The count enable signal.
Rstlo: The counter reset signal (negative assertion).
Output Signals:
Count<n:O>: The value stored in the counter (n is 2,3,4).
Done_lo: The carry signal (asserted when counter is about to roll back to zero).




This block counts from zero to X-1, then rolls over back to zero. It incre-
ments the counter once every other clock cycle, when Cnt is asserted. The
reset is synchronous, and the rollover is synchronous and waits for Cnt to
be asserted.
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Figure E.1: 7cnt schematic
vcc
Figure E.2:1 lcnt schematic
vcc
Rst 















Figure E.4: 9cnt schematic
vcc














Xcode<n:0>: A bit vector containing the length-n PN component code. (X is








Figure E.6: 7code schematic
VCC
llcode<10:0>



















































Block Name: Xdecode (X is 7,11,15,19,23)
Synopsis:
Input Signals:
Count<n:0>: The inputs to be decoded (n is 2,3,4).
Output Signals:




The decoder functions to assert one bit of the output at a time, depending
on which bit is specified by the input bus. For example, if Count<2:0>
has the value 101, then Regoejo<5> will be asserted (low), and all other






Figure E.11: 7decode schematic
vcc
Count <3: Regoe(o<lO 0>
Figure E.12: 1 decode schematic
vcc
Regoelo<l :0>










Figure E.15: 23decode schematic
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Block Name: Xgen (X is 7,11,15,19,23)
Synopsis:
Input Signals:
Ck: The clock signal.
Hlda_lo: A control signal that holds the generator (negative assertion).
Hldb_lo: A control signal that holds the generator (negative assertion).
In.prl<n:0>: Parallel input for PN component code (n is 6,10,14,18,22).
LD: The parallel load signal.
Output Signals:
Outprl<n:0>: The parallel output for exporting internal state (n is
6,10,14,18,22).




This block is essentially a circular shift register. Once loaded with the PN
component code (via the parallel input), it repetitively outputs the code,
bit by bit. When LD is asserted, the registers are loaded from the parallel
input. When either Hlda_lo or Hldb_lo is asserted, and LD is not
asserted, the shift register is held, and doesn't shift. If no control signals
are asserted, the normal state is for the register to shift every clock cycle.
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Figure E.16: 7gen schematic
>Outpr t<10 :O>
Out ser









Figure E.18: 15gen schematic













Block Name: Xrec (X is 7,11,15,19,23)
Synopsis:
Input Signals:
2xClk: A clock signal at twice the frequency of the PN clock component.
2xClk_ph2: A clock signal at twice the frequency of the PN clock component,
advanced by 90 from 2xClk.
4xClk: A clock signal at four times the frequency of the PN clock component.
PN._seq<7:0>: The PN sequence, digitized with 8-bit precision.
reset_1o: The reset signal (negative assertion).
Output Signals:
code_phase<n:0>: The state of the internal PN component generator (n is
6,10,14,18,22).





This block performs the PN component recovery. It correlates a locally
generated PN component against the received PN sequence for 64 periods
of the component, then finds the peak in the correlation, and aligns the
local generator so that the peak will occur at zero delay. It then asserts
Idout, on the first quarter of a 2xClk cycle, to tell the external PN com-
ponent generator to reload its state from the internal generator. Because
the load operation takes a clock cycle, the local state is shifted back by
one bit before it is exported.
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Figure E.21: 7rec schematic




Figure E.23: 15rec schematic
Figure E.24: l9rec schematic
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Block Name: Xreverse (X is 7,11,15,19,23)
Synopsis:
Input Signals:
In<n:0>: The input signal (n is 6,10,14,18,22).
Output Signals:




This block reverses the bits on the input bus, sending the result to the out-




I n< I1 () 0 (>
Figure E.26: 7reverse schen
Out <0 0>
natic
Out <1 : 0>









Figure E.29: l5reverse schematic
232
In<22: 0> Out <22:0>





Clk: The clock signal.
Cnt: The count enable signal.
Rstlo: The counter reset signal (negative assertion).
Output Signals:




This block counts from zero to 31, then rolls over back to zero. It incre-
ments the counter once every other clock cycle, when Cnt is asserted. The











A<15:0>: A sixteen-bit input word.
B: A one-bit input value.
Output Signals:
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Figure E.32: and 1 6 schematic
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A<15:O>: A sixteen-bit input word (twos complement encoded).
B<15:0>: A sixteen-bit input word (twos complement encoded).
Output Signals:
A<B: An output that is high when A is less than B.
A=B: An output that is high when A is equal to B.




This block compares A and B, setting its outputs based on their numerical
values (which are twos complement numbers). Because the twos comple-
ment encoding needs to be taken into account, the MSB of each input is


























clock: The PN clock component.
In<4:0>: A bit vector containing the other five PN components.
Output Signals:




This block combines the PN component into the final PN sequence. The
algorithm it follows is:
Out = clock OR (In) +AND (In) (E.1)
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A>B: A signal indicating that value on bus is greater than value in register.
Clk: The clock signal.
Cntl_zero: A signal indicating that all bits of counter 1 are zero.
Donel_lo: A signal indicating that counter 1 is about to roll back to zero (negative
assertion).
MaxO: A signal indicating that all bits of maxcount are zero.
Reset_lo: The local reset signal (negative assertion).
Output Signals:
count_cntl: A signal telling counter 1 to increment.
hld_locallo: A signal telling the local PN generator to hold (negative assertion).
ld_counts: A signal that resets the correlation accumulators.
Id_max_lo: A signal that loads the output of counter 1 into maxcount (- logic).
Id_out: A signal telling the external PN generator to load new state.
max_dn_lo: A signal telling maxcount to decrement (negative assertion).
regldlo: A signal that loads the buffers with the values in the accumulators (-).
reset_cntl_lo: A signal telling counter 1 to reset (negative assertion).




This block is the control FSM for each component recovery system.
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2xClkph2: A clock at twice the frequency of the PN clock component, and
delayed by 90°.
4xClk: A clock at four times the frequency of the PN clock component.
Hld_lo<4:0>: Signals to hold each individual PN component generator (negative
assertion).
Noise<7:0>: Noise to be added to the final PN sequence.
PN_Clk: The PN clock component.
reset: A local reset signal.
Output Signals:





This block generates all the PN components, combines them, and adds
noise. The output is an 8-bit representation of the combined PN sequence,














Cik: The clock signal.
Id_max_10o: A signal telling maxcount to load a new value from max-in (negative
assertion).
max_dn_lo: A signal telling maxcount to decrement (negative assertion).
max_in<4:0>: A parallel load input for the counter.
Output Signals:




This block is a loadable down-counter. It loads a new value equal to twice
max_in when d_max_lo is asserted, then decrements each time
max_dn_lo is asserted. When the counter reaches zero, maxO is asserted.
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Clk: The clock signal.
Ld: A signal that forces the accumulator to clear (load, actually).
Local_PN: The locally generated PN component code.
PN_seq<7:0>: The received PN sequence.
Output Signals:




This block performs the multiply and accumulate portions of a correla-
tion. If the Ld signal is asserted, the accumulator is loaded with the cur-
rent value, effectively clearing it. Otherwise, if the Local_PN signal is
high, the value in PNseq is sign-extended, and added into the accumula-
tor, and if the Local_PN signal is low, the value in PNseq is sign-
extended, and subtracted from the accumulator (actually, it's 2's comple-













Clk: The clock signal.
Clr_lo: The clear signal.
D<15:0>: The sixteen-bit D input signal.
LDlo: The load signal.
OE_lo: The output enable signal.
Output Signals:




This block is a sixteen-bit D-type flip-flop with load, clear, and output
enable. Clear takes precedence over load.
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2xClk: A clock signal at twice the frequency of the PN clock component.
2xClk_ph2: A clock signal at twice the frequency of the PN clock component,
advanced by 90 from 2xClk.
4xClk: A clock signal at four times the frequency of the PN clock component.
PN_Clk: The PN clock component.
PN_seq<7:0>: The received PN sequence, digitized with eight-bit precision.
reset_lo: The local reset signal (negative assertion).
Output Signals:




This block is the high-level block for the regeneration system. It recovers
each PN component code, then recombines them into the PN sequence.
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4xClk: A clock signal at four times the frequency of the PN clock component.
Hld_1o<4:0>: Signals to allow each component of the PN generator to be held.
Noise<7:0>: The noise to add to the generated PN sequence.
reset_clk_lo: The clock reset signal (negative assertion).
reset-gen: The generator reset signal.
resetregen_lo: The regenerator reset signal (negative assertion).
Output Signals:
PN_seq<7:0>: The generated PN sequence, with noise.




This is the high-level simulation block for the regenerative ranging sys-
tem. This block generates a PN sequence, adds noise to it, then recovers
the PN codes, and outputs a regenerated PN sequence that matches the
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This appendix contains descriptions of each non-standard Actel macro used in the Mentor
Graphics designs. The descriptions are formatted in the style of data sheets, with a listing
of the inputs, outputs, and method of use for each macro. Each description also contains a





_Clr: The asynchronous clear input.
Clk: The clock input.
D: The D input.
Output Signals:
_Q: An inverted version of the registered output.




This macro is a standard rising-edge triggered D-type flip-flop with asyn-
chronous clear, and with both noninverted and inverted outputs.
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_Clr: The asynchronous clear input.
Ld: The synchronous load enable.
Clk: The clock input.
D1 - D8: The eight D inputs.
Output Signals:




This macro is a standard rising-edge triggered octal D-type flip-flop with
load enable and asynchronous clear.
260












Block Name: bufX (X is 3,4,5,8)
Synopsis:
Input Signals:
In<n:O>: The X-bit input. (n=X- 1)
Output Signals:




This macro is a simple X-bit buffer.
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In<2: 0> Out<2: >
Figure F.3: buf3 schematic
A
~A IJ3 3 
Figure F.4: buf4 schematic.












H-I> Out <7: 0>
BUF






SO - S4: The five-bit select input.
DO - D23: The 24 input bits.
Output Signals:




This macro is a simple 24-bit multiplexor.
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These macros emulate a 74LSX. They were entered to create Mentor
Graphics symbols that matched the LS library in Mentor.
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Figure F.8: ttlOO schematic.
Figure F.9: ttlO2 schematic.
Figure F.10: ttlO4 schematic.





Figure F.12: ttllO schematic.
Figure F.13: ttll 1 schematic.
TA20












Figure F.15: ttl21 schematic.
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_Clr: The asynchronous clear input.
1D-4D: The four D inputs.
Clk: The clock input.
Output Signals:
_IQ - _4Q: The four inverted, registered outputs.




This macro is a rising-edge triggered quad D-type flip-flop with asynchro-
nous clear, and inverted and noninverted outputs.
273



















_1G, _2G: The two output enables (one for each bank).
lA - 1A4: The four bits of input to bank one.
2A1 - 2A4: The four bits of input to bank two.
Output Signals:
lY - 1Y4: The four bits of buffered output from bank one.




This macro is a simple octal tristate buffer. It has two input banks, and two
associated output banks. Each bank has an output enable that allows the
entire bank to be tristated.



























1A 4A: The four A inputs.
lB - 4B: The four B inputs.
S: The select input.
Output Signals:




This macro is a quad 2-1 multiplexor. The select input decides which bank
of inputs will be pass through to the outputs. If S is low, the A inputs are



















Al - A4: The four-bit A input.
B1 - B4: The four-bit B input.
CO: The input carry bit.
Output Signals:
C4: The carry output.




This macro is a four-bit adder. The output, S, is equal to the sum of the
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Figure G.6: 15mux_2 schematic
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Figure G.9: generate2 schematic
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Figure G.12: regen3 schematic
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Appendix H
Test Vector Generation Code
H.1 C Code Used to Generate Test Vectors
#include <stdio.h>
#include <sys/time.h>
void main(int argc, char *argv[]);
void usageo();
void noise(int noise_ceiling, int time, int decimal);





if ((argc > 3) || (argc < 2))
usage ();
if (sscanf(argv[1], "%d", &noise_ceiling) == -1)
usage );
if (argc == 3)
if (sscanf(argv[2], "%d", &end_time) == -1)
usage );
if (endtime < 300000) end_time = 300000;
gettimeofday(&time,(struct timezone *)0);
srandom(time.tv_usec ^ time.tv_sec ^ getpid());
d7 = (int) (random() % 7);
dll = (int) (random() % 11);
d15 = (int) (random() % 15);
d19 = (int) (random() % 19);
d23 = (int) (random() % 23);
for (i = 750 ; (d7+dll+d15+d19+d23) > -5 ; i += 125)
{
if (d7 == 0)
printf("FORCe /Hld_lo<0> 1 %d.5\n",(i-63));
if (dll == 0)
printf("FORCe /Hld_lo<1> 1 %d.5\nf,(i-63));
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if (d15 == 0)
printf("FORCe /Hld_1o<2> 1 %d.5\n", (i-63));
if (d19 == 0)
printf("FORCe /Hld_1o<3> 1 %d.5\n", (i-63));
if (d23 == 0)












if (d7 >= 0) d7--;
if (dll >= 0) dll--;
if (d15 >= 0) dl5--;
if (d19 >= 0) d9--;
if (d23 >= 0) d23--;











printf("FORCe /resetregenlo 0 %d.5 -Abs\n",(j-63));









printf("FORCe /reset_regen_lo 1 %d.5 -Abs\n",(i-63));



















printf("Usage: forcegen noise_ceiling end_time]\n");
printf(" where noise_ceiling and end_time are integers\n");
exit(2);
}
void noise(int noise_ceiling, int time, int decimal)
{
int noise_dec = (int) (random() % noise_ceiling);
int flip_sign = (int) (random() & 1);




bitl = ((noise_dec & 1) == 0);
bit2 = ((noise_dec & 2) == 0);
bit3 = ((noise_dec & 4) == 0);
bit4 = ((noise_dec & 8) == 0);
bit5 = ((noise_dec & 16) == 0);
bit6 = ((noise_dec & 32) == 0);
bit7 = ((noise_dec & 64) == 0);















































































H.2 Header File Prepended to Output of C Code
// SET USer Scale -type Time
// SETup FOrce -Charge
FORCe /4xClk 1 0.0 -Abs
FORCe /Hldlo<0> 1 0.0 -Abs
FORCe /Hldlo<l> 1 0.0 -Abs
FORCe /Hld_1o<2> 1 0.0 -Abs
FORCe /Hld_1o<3> 1 0.0 -Abs
FORCe /Hld_1o<4> 1 0.0 -Abs
FORCe /Noise<O> 0 0.0 -Abs
FORCe /Noise<l> 0 0.0 -Abs
FORCe /Noise<2> 0 0.0 -Abs
FORCe /Noise<3> 0 0.0 -Abs
FORCe /Noise<4> 0 0.0 -Abs
FORCe /Noise<5> 0 0.0 -Abs
FORCe /Noise<6> 0 0.0 -Abs
FORCe /Noise<7> 0 0.0 -Abs
FORCe /resetclk_lo 1 0.0 -2
FORCe /resetgen 0 0.0 -Abs
FORCe /resetregenlo 1 0.0
FORCe /reset_clk_lo 0 50.0 
FORCe /4xClk 0 62.5 -Abs
FORCe /reset_clk_lo 1 100.0
FORCe /4xClk 1 125.0 -Abs
FORCe /4xClk 0 187.5 -Abs
FORCe /resetgen 1 187.5 -Al
FORCe /4xClk 1 250.0 -Abs
FORCe /4xClk 0 312.5 -Abs
FORCe /4xClk 1 375.0 -Abs
FORCe /4xClk 0 437.5 -Abs
FORCe /resetgen 0 437.5 -Al
FORCe /4xClk 1 500.0 -Abs
FORCe /4xClk 0 562.5 -Abs
FORCe /4xClk 1 625.0 -Abs
FORCe /4xClk 0 687.5 -Abs
FORCe /Hldlo<0> 0 687.5 -Al
FORCe /Hldlo<l> 0 687.5 -Al
FORCe /Hld_1o<2> 0 687.5 -Al
FORCe /Hld_1o<3> 0 687.5 -Al















H.3 Modified C Code Used to Create Test Vectors for Modified Timing
#include <stdio.h>
#include <sys/time.h>
void main(int argc, char *argv[]);
void usage();
void noise(int noise_ceiling, int time, int decimal);





if ((argc > 3) 11 (argc < 2))
usage();
if (sscanf(argv[l], "%dN, &noiseceiling) == -1)
usage();
if (argc == 3)
if (sscanf(argv[2], %dm, &endtime) == -1)
usage();
if (endtime < 2400000) end_time = 2400000;
gettimeofday(&time,(struct timezone *)0);
srandom(time.tv_usec time.tv_sec getpid());
d7 = (int) (random() % 7);
dll = (int) (random() % 11);
d15 = (int) (random() % 15);
d19 = (int) (random() % 19);
d23 = (int) (random() % 23);
for (i = 6000 ; (d7+dll+d15+d19+d23) > -5 ; i += 1000)
(
if (d7 == 0)
printf("FORCe /Hld_lo<0> 1 %d.0 -Abs\n',(i-500));
if (dll == 0)
printf("FORCe /Hld_lo<l> 1 %d.0 -Abs\n,(i-500));
if (d15 == 0)
printf(%FORCe /Hld_lo<2> 1 %d.0 -Abs\n',(i-500));
if (d19 == 0)
printf("-FORCe /Hld_1o<3> 1 %d.0 -Abs\n',(i-500));
if (d23 == 0)










if (d7 >= 0) d7--;
if (dll >= 0) dll--;
if (d15 >= 0) d5--;
if (d19 >= 0) d9--;
if (d23 >= 0) d23--;
}









printf("FORCe /reset_regen_lo 0 %d.0 -Abs\n",(j-500));
for (i = j ; i < j+2000 ; i += 1000)
{
noise(noise_ceiling, i, 0);
printf("FORCe /4xClk 1 %d.0 -Abs\n",i);
noise(noise_ceiling, (i+500), 0);
printf("FORCe /4xClk 0 %d.0 -Abs\n",(i+500));
}
printf('FORCe /reset_regen_lo 1 %d.0 -Abs\n",(i-500));













printf("Usage: force_gen noise_ceiling [endtime\n");





void noise(int noise_ceiling, int time, int decimal)
{
int noise_dec = (int) (random() % noise_ceiling);
int flip_sign = (int) (random() & 1);




bitl = ((noise_dec & 1) == 0);
bit2 = ((noise_dec & 2) == 0);
bit3 = ((noise_dec & 4) == 0);
bit4 = ((noise_dec & 8) == 0);
bit5 = ((noise_dec & 16) == 0);
bit6 = ((noise_dec & 32) == 0);
bit7 = ((noise_dec & 64) == 0);




































%d %d.%d -Abs\n', bitl,
%d %d.%d -Abs\n", bit2,
%d %d.%d -Abs\n', bit3,
%d %d.%d -Abs\n", bit4,
%d %d.%d -Abs\n", bit5,
%d %d.%d -Abs\n", bit6,
%d %d.%d -Abs\n', bit7,




























H.4 Modified Header File Prepended to Output of Modified C Code
// SET USer Scale -type Time le-09
// SETup FOrce -Charge
FORCe /4xClk 1 0.0 -Abs
FORCe /Hldlo<0> 1 0.0 -Abs
FORCe /Hldlo<l> 1 0.0 -Abs
FORCe /Hld_1o<2> 1 0.0 -Abs
FORCe /Hld_1o<3> 1 0.0 -Abs
FORCe /Hld_1o<4> 1 0.0 -Abs
FORCe /Noise<0> 0 0.0 -Abs
FORCe /Noise<1> 0 0.0 -Abs
FORCe /Noise<2> 0 0.0 -Abs
FORCe /Noise<3> 0 0.0 -Abs
FORCe /Noise<4> 0 0.0 -Abs
FORCe /Noise<5> 0 0.0 -Abs
FORCe /Noise<6> 0 0.0 -Abs
FORCe /Noise<7> 0 0.0 -Abs
FORCe /reset_clk_lo 1 0.0 -Abs
FORCe /reset_gen 0 0.0 -Abs
FORCe /resetregen_lo 1 0.0 -Abs
FORCe /resetclk_lo 0 400.0 -Abs
FORCe /4xClk 0 500.0 -Abs
FORCe /reset_clk_lo 1 800.0 -Abs
FORCe /4xClk 1 1000.0 -Abs
FORCe /4xClk 0 1500.0 -Abs
FORCe /reset_gen 1 1500.0 -Abs
FORCe /4xClk 1 2000.0 -Abs
FORCe /4xClk 0 2500.0 -Abs
FORCe /4xClk 1 3000.0 -Abs
FORCe /4xClk 0 3500.0 -Abs
FORCe /reset_gen 0 3500.0 -Abs
FORCe /4xClk 1 4000.0 -Abs
FORCe /4xClk 0 4500.0 -Abs
FORCe /4xClk 1 5000.0 -Abs
FORCe /4xClk 0 5500.0 -Abs
FORCe /Hldlo<0> 0 5500.0 -Abs
FORCe /Hldlo<l> 0 5500.0 -Abs
FORCe /Hld_1o<2> 0 5500.0 -Abs
FORCe /Hld_1o<3> 0 5500.0 -Abs
FORCe /Hld_1o<4> 0 5500.0 -Abs
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